Principal Physical Design CAD Engineer
Microsoft (company site, opens in a new tab)12+ yrsBengaluruOn-siteDirect career pageEst. 50–85 LPA
Posted 1d ago
Reach people at Microsoft
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at Microsoft you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Own and define end-to-end physical design methodologies, CAD strategy, and flow architecture across Microsoft silicon programs.
- Drive scalable RTL-to-GDSII flows, automation, and design-closure solutions to improve predictability and first-pass silicon success.
- Lead AI-enabled methodology and infrastructure improvements, with measurable impact on productivity, quality, compute efficiency, and cost.
Minimum Requirements
- Work Experience Required: 12+ years in Physical Design, CAD, EDA, or Silicon Engineering, or equivalent experience.
- Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
- Proven experience building and scaling CAD methodologies, automation frameworks, and workflows for complex SoC/ASIC programs; demonstrated impact improving engineering productivity, quality, predictability, or time-to-market.
- Must pass Microsoft Cloud Background Check and meet export-control eligibility requirements; citizenship or eligible status will be verified.
Ideal Candidate Profile
- Has deep RTL-to-GDSII implementation and sign-off expertise, with experience leading physical design methodology across multiple silicon programs.
- Has driven AI-enabled, data-driven, or automation-focused change in silicon workflows and can connect methodology improvements to measurable engineering outcomes.
- Brings experience scaling compute or EDA environments and working with EDA vendors; experience in datacentre, AI/ML, networking, or HPC silicon is advantageous.