Staff PDK Engineer
Renesas Electronics Corporation (company site, opens in a new tab)8+ yrsBengaluruOn-siteDirect career pageEst. 30–45 LPA
Posted 3h ago
Reach people at Renesas Electronics Corporation
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at Renesas Electronics Corporation you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Develop, review, update, and release foundry PDKs and associated design methodologies across business units.
- Provide technical support and troubleshooting for PDK-related tasks including design migrations, simulation, physical verification (DRC/LVS/ERC), EMIR, and parasitic extraction.
- Own and resolve complex PDK/CAD technical issues, ensure compatibility with latest EDA tools, and coordinate feedback to EDA vendors.
Minimum Requirements
- Strong knowledge and expertise in PDK components (PCell, CDF, Tech files, DRC/LVS/PEX) and Cadence Custom IC Virtuoso platform and tools (ADE, Virtuoso-L/XL).
- Proficiency in programming languages: SKILL/SKILL++, Tcl, Python, and shell scripting.
- Educational requirement: Master's degree in electrical engineering or equivalent.
- Work Experience Required: Minimum 8 years of relevant experience as preferred; exact required years not explicitly mentioned.
- Location Requirement: Based in India (Bangalore).
Ideal Candidate Profile
- Experienced engineer with deep expertise in PDK development and EDA tool integration for semiconductor design flows.
- Ability to manage complex technical issues end-to-end, collaborating with foundries, EDA vendors, and internal teams.
- Strong background in CMOS fundamentals, electrical engineering or semiconductor physics, with familiarity in digital design flow and sign-off criteria being a plus.