Principal Engineer, Design verification
Micron Technology, Inc. (company site, opens in a new tab)HyderabadOn-siteDirect career pageEst. 30–48 LPA
Posted 7h ago
Reach people at Micron Technology, Inc.
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at Micron Technology, Inc. you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Lead full-chip functional verification for Micron’s non-volatile memory designs including testbench development in System Verilog and execution of directed and constrained-random tests.
- Integrate AI/ML and Generative AI techniques to enhance verification productivity across planning, test generation, debugging, regression, and coverage closure.
- Develop NAND Flash behavioral models and collaborate with design and application teams to ensure design accuracy and drive innovation in future memory generations.
Minimum Requirements
- Proficiency in System Verilog testbench development and coverage-driven verification methodologies.
- Experience with full-chip functional verification of complex memory designs (NAND Flash or similar).
- Work Experience Required: Not explicitly mentioned in the JD
- Location or notice period requirements: Not explicitly mentioned in the JD
Ideal Candidate Profile
- Experienced in applying AI/ML methods to accelerate design verification processes such as failure clustering and intelligent test prioritization.
- Skilled at collaboration with digital design and application engineering teams to ensure functional accuracy and specification compliance.
- Comfortable driving methodology improvements and innovation in memory verification environments.