Senior / Lead Embedded Software Engineer - Zephyr RTOS
GlobalFoundries (company site, opens in a new tab)8+ yrsPuneOn-siteDirect career pageEst. 25–40 LPA
Posted 16h ago
Reach people at GlobalFoundries
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at GlobalFoundries you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Lead Zephyr RTOS architecture and enablement across MIPS RISC-V processors, SoCs, FPGA, and virtual platforms with full technical ownership.
- Drive platform bring-up including boot flow, interrupt handling, SMP, memory architecture, and build integration, ensuring scalable BSP and driver architecture.
- Oversee complex debugging, upstream contributions, CI/CD strategy, and mentor engineers while coordinating across CPU, SoC, FPGA, validation, and customer teams.
Minimum Requirements
- 8+ years embedded software development experience with hands-on C and low-level platform software expertise.
- Deep experience with Zephyr RTOS kernel configuration, architecture or SoC ports, device tree, Kconfig, BSP, drivers, and test infrastructure.
- Proven ability to lead BSP, SDK, RTOS, or silicon-enablement programs from architecture through release.
- Experience in hardware/software debugging using tools like GDB, OpenOCD, Lauterbach; expertise in CI/CD, test automation, scripting, and release quality.
Ideal Candidate Profile
- Strong background in RTOS internals including concurrency, interrupt architecture, multicore systems, real-time performance, and boot flows.
- History of leading complex embedded platform projects involving upstream open-source contributions and cross-functional coordination.
- Experience with RISC-V architecture specifics and familiarity with networking, security, or functional safety domains is a plus.