CPU DV Senior Staff Engineer
SiFive (company site, opens in a new tab)10+ yrsHyderabadOn-siteDirect career pageEst. 35–55 LPA
Posted 1d ago
Reach people at SiFive
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at SiFive you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Lead end-to-end verification of complex CPU core microarchitecture components including Fetch, Decode, Execute, Memory, Pipeline, Cache, and MMU.
- Develop and drive DV strategy and architecture validation ensuring functional correctness and performance at the silicon level for high-performance processors.
- Create and execute test plans, develop SystemVerilog/UVM testbenches, constrained-random tests, scoreboards, and coverage models; drive regressions and debug failures across simulation and emulation platforms.
Minimum Requirements
- 10+ years of experience in design verification, specifically for CPU core microarchitecture.
- Bachelor's or Master's degree in Engineering.
- Proficiency in SystemVerilog and UVM verification methodology.
- Must have legal authorization to work in India and pass background and export control checks.
Ideal Candidate Profile
- Experienced in verifying advanced CPU features such as out-of-order execution, branch prediction, cache coherency, virtual memory, RAS, and Fusa.
- Skilled collaborating closely with architecture and design teams and familiar with ISA behaviors (ARM, RISC-V, or x86) for ISA-level validation and compliance testing.
- Demonstrated ability to lead complex verification projects and resolve issues across multiple verification platforms including simulation and emulation.