Principal Engineer - Design Automation (EDA / CAD)
Renesas Electronics Corporation (company site, opens in a new tab)15+ yrsBengaluru, HyderabadOn-siteDirect career pageEst. 40–70 LPA
Posted 3h ago
Reach people at Renesas Electronics Corporation
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at Renesas Electronics Corporation you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Architect, develop, and deploy AI/ML/GenAI solutions for Digital and Analog Chip Design within the global EDA team.
- Own part of the overall CAD solution with accountability for worldwide customer engagement and support.
- Develop and debug AI/ML technologies integrated with industry-leading EDA tools focusing on improving chip design process productivity and PPA metrics.
Minimum Requirements
- 15+ years of experience in AI/ML software/model development collaborating with design/EDA/CAD teams.
- BTech/MTech in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
- Proficiency in programming and scripting languages: Tcl, Perl, Python for AI/ML tool development.
- Strong understanding of Digital Implementation and Signoff Methodologies for MCU and HPC designs.
Ideal Candidate Profile
- Experienced in leading AI agent, Agentic AI, GenAI, and ML solution development specifically applied to EDA/Chip Design.
- Proven ability to manage and coordinate work across globally distributed, experienced teams including offshore and outsourcing partners.
- Skilled in engaging customers regularly to drive adoption and demonstrate measurable impact in chip design workflows.