Pipeline_ MTS_Platform Architect
Everpure (formerly Pure Storage) (company site, opens in a new tab)15+ yrsBengaluruOn-siteDirect career pageEst. 50–85 LPA
Posted 1h ago
Reach people at Everpure (formerly Pure Storage)
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at Everpure (formerly Pure Storage) you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Own platform software architecture for New Product Introduction (NPI) programs across FlashArray and FlashBlade from concept to manufacturing handoff and General Availability.
- Define and drive platform security architecture including Platform Root of Trust, UEFI Secure Boot, TPM, measured boot, device attestation, and boot drive encryption.
- Lead early hardware bring-up, debug new CPUs, chipsets, and interfaces; architect firmware update and lifecycle flows; conduct root-cause analysis for platform, boot, and security escalations.
Minimum Requirements
- 15+ years' experience in platform, system, or firmware software for enterprise systems (servers, storage, networking).
- Proven track record as technical lead or architect on multiple NPI programs from bring-up to production.
- Strong expertise in platform security (UEFI Secure Boot, hardware root of trust, TPM 2.0, measured boot, code-signing, key management).
- Bachelor's or higher degree in Computer Science, Computer Engineering, or Electrical Engineering.
Ideal Candidate Profile
- Deep knowledge and hands-on experience with x86 boot flow, BMC and out-of-band management protocols, Linux kernel and driver programming, and hardware interfaces (PCIe Gen5/6, I2C, SPI, CPLD/FPGA).
- Experience collaborating with silicon vendors, ODM/JDM partners, manufacturing teams, and cross-geographical distributed teams without direct authority.
- Strong debugging skills across hardware/software boundaries and ability to write architectural design documents and mentor senior engineers.