EDA Tools Hardware Engineer
Intel Corporation (company site, opens in a new tab)3–10 yrsBengaluruOn-siteDirect career pageEst. 20–40 LPA
Posted 15h ago
Reach people at Intel Corporation
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at Intel Corporation you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Design, develop, and support custom EDA infrastructure, methodologies, and automation for semiconductor testchip development at advanced technology nodes.
- Own end-to-end enablement of testchip integration, custom layout design, E-Test structures, design libraries, and verification flows to accelerate process technology development and silicon readiness.
- Develop and maintain automation frameworks (using SKILL, Python, scripting) and validate CAD environments, version-control, and database infrastructures for full-chip integration and tape-in readiness.
Minimum Requirements
- Bachelor's or Master's degree in Electronics Engineering, Computer Science, or related field.
- 3-10 years of experience in CAD software development, VLSI, or Design Enablement.
- Proficiency in SKILL, Python, and TCL/PERL programming languages.
- Knowledge of VLSI concepts, EDA tools (Cadence/Synopsys), and custom layout required.
Ideal Candidate Profile
- Experience in developing automation frameworks and enabling full-chip integration methodologies relevant to semiconductor process development.
- Strong programming skills in scripting languages and familiarity with software development practices like version control and testing.
- Background in CAD software development or Design Enablement with exposure to custom layout and testchip integration workflows.