Mixed Signal IP Verification Engineer
Intel Corporation (company site, opens in a new tab)3+ yrsBengaluruOn-siteDirect career pageEst. 18–30 LPA
Posted 15h ago
Reach people at Intel Corporation
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at Intel Corporation you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Perform functional verification of Mixed Signal Power Delivery IPs such as Voltage Regulator, ADC, and DAC to ensure design compliance with specifications.
- Develop and execute test plans including stimuli and checkers/assertions to ensure adequate coverage and microarchitecture verification.
- Lead Mixed Signal Validation activities including AMS simulations and collaborate cross-functionally to identify and resolve schematic bugs.
Minimum Requirements
- Bachelor's degree with 3+ years or Master's degree with 5+ years in Electrical Engineering or Computer Engineering.
- Minimum 3 years experience in Design Verification and Validation using UVM, System Verilog, and standard EDA tools.
- Minimum 3 years hands-on experience with Mixed Signal IPs and AMS validation activities.
- Minimum 3 years experience reading and interpreting technical specs, RTL and Behavioral Model code.
Ideal Candidate Profile
- Experienced in both Digital and Mixed Signal IP verification showing strong domain expertise.
- Able to communicate technical analysis and conclusions clearly to diverse stakeholders.
- Capable of independently organizing and managing multiple verification and validation tasks, including driving automation initiatives.