Senior Verification Engineer, PCIE
NVIDIA Corporation (company site, opens in a new tab)5+ yrsBengaluruOn-siteDirect career pageEst. 28–45 LPA
Posted 8h ago
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Reach people at NVIDIA Corporation
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at NVIDIA Corporation you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Lead verification of PCI Express controller ASIC designs at IP and sub-system levels, ensuring correctness against design specifications.
- Develop and implement comprehensive verification plans including reusable bus functional models, monitors, checkers, and scoreboards using coverage driven methodologies (e.g., UVM).
- Collaborate with architects, designers, and silicon verification teams to align verification strategy and resolve issues pre and post silicon.
Minimum Requirements
- Bachelor's or Master's degree in Engineering (B.Tech./M.Tech.) or equivalent experience.
- Minimum 5 years of relevant verification experience at Unit/Sub-system/SoC level.
- Expertise in Verilog/SystemVerilog and verification methodologies like UVM/VMM.
- Experience in verifying IP or interconnect protocols such as PCI Express, USB, SATA with functional coverage based constrained random verification environments.
Ideal Candidate Profile
- Strong practical knowledge of PCI Express protocol Gen3 or higher and system level architecture of PCIe/CXL-based designs.
- Experience with scripting languages such as Perl or Python for testbench automation and debugging.
- Ability to work effectively across architectural, design, and verification teams in a globally distributed environment to deliver complex ASIC verification.