Senior/ Staff Design Automation Engineer, Scribe Layout Design Non-Array
Micron Technology, Inc. (company site, opens in a new tab)5+ yrsHyderabadOn-siteDirect career pageEst. 20–40 LPA
Posted on 23 Sept
Reach people at Micron Technology, Inc.
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at Micron Technology, Inc. you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Design, layout, and verification of CMOS electrical test structures for device development and process monitoring.
- Develop and maintain automation flows for layout using SKILL/SKILL++ and enable programmatic parameterized layout generators (PCELL).
- Collaborate with global teams and provide guidance to junior engineers while driving innovation through patent submissions and research papers.
Minimum Requirements
- 5+ years of relevant experience in design automation or related field.
- Bachelor’s or Master’s degree in Computer Science, Computer Engineering, Electrical Engineering, or Electronics Engineering.
- Proficiency in EDA tools, CAD flows, SKILL/SKILL++, Python, and working knowledge of Linux.
- Work Experience Required: 5+ years relevant experience.
Ideal Candidate Profile
- Experienced with advanced methodologies in layout automation and development of scalable solutions using AI tools like Generative AI, MCP, and LLM-based automation.
- Strong programming skills in SKILL, Python, Perl, Tcl and ability to enhance design workflows.
- Comfortable working in a dynamic, multi-continental team environment focusing on CMOS process manufacturing and device-level physical design.