Firmware validation Engineer (Networking)
UST (company site, opens in a new tab)BengaluruOn-siteDirect career pageEst. 15–28 LPA
Posted on 22 Sept
Reach people at UST
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at UST you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Design, develop, and execute validation strategies for next-generation silicon, SoCs, ASICs, and datacenter products across pre-silicon and post-silicon environments.
- Perform system-level validation and debugging of networking, storage, BMC, PCIe, Ethernet, telemetry, and platform management features on multiple platforms including emulation, simulation, FPGA, and silicon.
- Develop and maintain automated test frameworks and validation tools to improve test coverage and support continuous integration and regression testing.
Minimum Requirements
- Work Experience Required: Not explicitly mentioned in the JD
- Experience in hardware and firmware validation, including pre-silicon and post-silicon environments.
- Proficiency in scripting languages such as Python for automation of test frameworks and regression suites.
- Solid understanding of networking fundamentals including TCP/IP, Ethernet, switching, and packet flow.
Ideal Candidate Profile
- Experienced in debugging and root cause analysis of hardware, firmware, and system-level failures using logs, traces, and hardware debugging tools.
- Capable of collaborating effectively with cross-functional teams such as architecture, design, firmware, software, and hardware.
- Possesses expertise in platform bring-up and qualification, with hands-on experience on diverse silicon and datacenter platforms in a fast-paced engineering environment.