Program Manager – Chip Design
Micron Technology, Inc.Match Score
Against your primary resumeLogin to See Your Match Score
Create a free account or log in to unlock your CV match score across:
Protocol Intelligence
Data-driven signals on your job's competitivenessTier-1 brand and metro location increase competition, but niche chip-design program focus limits qualified applicant density.
Semiconductor chip-design program management requires deep domain knowledge, limiting cross-industry transferability.
Explicit 8–15+ years and mandatory semiconductor chip-design program experience create strict shortlist filters.
Job Description
Structured overview of role & requirementsAbout This Role
Own end-to-end program management for multi-site chip design projects from concept through tape-out and silicon bring-up, coordinating schedules and critical paths across multiple engineering domains.
Manage cross-functional alignment among global teams across Design, Verification, Physical Design, CAD, Product Engineering, Manufacturing, and Business units, resolving dependencies and execution bottlenecks.
Drive risk identification, mitigation, and recovery plans; control changes in scope, schedule, and resources; deliver executive reporting and maintain quality/product lifecycle compliance.
Minimum Requirements
Bachelor's or Master's degree in Electrical, Electronics, or Computer Engineering (or equivalent).
8–15+ years of experience managing semiconductor/chip design programs with large, multi-functional, multi-site scope.
Proven knowledge of chip design flows including Architecture, RTL, Design Verification, Physical Design, Tape-out, and silicon lifecycle.
Strong skills in schedule and risk management, executive communication; experience working with global teams (India, US, Japan) explicitly mentioned.
Ideal Candidate Profile
Candidates with strong multi-site program management experience in complex semiconductor/chip design projects involving tape-out and silicon bring-up stages.
Background in technical aspects of chip design such as RTL, DV, Physical Design, or CAD preferred, ideally with experience in memory (DRAM/LPDDR/HBM) or complex SoC programs.
Ability to influence senior leadership and global teams without direct authority, operate in ambiguous, fast-paced environments, and focus on improving design productivity and predictability through process automation.