Senior Design Verification Engineer
Analog Devices, Inc.Match Score
Against your primary resumeLogin to See Your Match Score
Create a free account or log in to unlock your CV match score across:
Protocol Intelligence
Data-driven signals on your job's competitivenessTier-1 semiconductor employer, metro location, and mid-level experience increase competition, but niche skills limit applicant pool.
High because skills are semiconductor SoC and automotive safety specific, limiting cross-industry transferability.
High due to explicit 4–8 years requirement and mandatory SystemVerilog/UVM SoC verification expertise.
Job Description
Structured overview of role & requirementsAbout This Role
Lead verification planning and execution for next-generation automotive connectivity SoCs using E2B technology.
Develop advanced SystemVerilog/UVM verification environments, including firmware-driven scenarios and C DPI integration for complex SoCs with embedded processors and mixed-signal components.
Collaborate across design, firmware, functional safety, and validation teams; mentor junior engineers; contribute to verification methodology improvements and post-silicon support.
Minimum Requirements
4–8 years of relevant digital or mixed-signal IC verification experience, including processor-based SoCs and verification closure.
Expert-level knowledge of SystemVerilog and UVM for reusable verification environment development.
Proficiency in C/SystemVerilog DPI development, firmware-driven verification, and scripting (Python, TCL, Perl, or shell).
Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related technical field; Master’s preferred.
Ideal Candidate Profile
Experienced in verification of automotive semiconductor products or communication SoCs, especially with embedded processors (RISC-V or ARM) and automotive protocols.
Skilled in coverage-driven verification, hardware-software integration, debug across RTL, firmware, and testbenches, and applying ISO 26262 functional safety verification practices.
Capable of independently leading verification activities, driving methodology enhancements, and collaborating across multidisciplinary teams with minimal supervision.
