Sr. Staff Engineer - C++
Circana (company site, opens in a new tab)8+ yrsBengaluruHybridDirect career pageEst. 30–55 LPA
Posted on 11 Sept
Reach people at Circana
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at Circana you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Lead design and development of a next-generation massively parallel processing distributed database engine handling real-time queries on petabyte-scale datasets.
- Architect and optimize low-level, high-performance C++ systems including parallel execution engines (MPI, OpenMP), SIMD vectorization, and ultra-low latency cluster communication subsystems.
- Design and implement in-database machine learning execution frameworks and advanced mathematical/vector algorithms to improve analytics and ML inference performance.
Minimum Requirements
- Degree: Minimum B.Tech/BE in Computer Science or related engineering from a reputed institute; Master's preferred for senior roles.
- Experience: 8+ years hands-on low-level systems programming in modern C++ (C++17/20/23), with expertise in template metaprogramming and memory allocators.
- Strong expertise in HPC parallelism: cluster programming with MPI, OpenMP, and MapReduce frameworks.
- Demonstrated experience with database internals, microarchitectural optimization including SIMD intrinsics, and distributed systems with performance tuning. Location: Bangalore.
Ideal Candidate Profile
- Expert at bridging HPC and Big Data system design with strong ownership of database kernel architecture and execution engines.
- Proven track record in optimizing software for multi-core, vectorized hardware and designing distributed, low-latency network communication.
- Experienced in both developing and reviewing complex systems in a multi-time zone elite engineering team environment with a focus on scalable, real-time analytics.