Match Score
Against your primary resumeLogin to See Your Match Score
Create a free account or log in to unlock your CV match score across:
Protocol Intelligence
Data-driven signals on your job's competitivenessLog in to see why each signal reads the way it does.
Job Description
Structured overview of role & requirementsAbout This Role
Own and maintain state-of-the-art CAD tools and design flows for next-generation Microchip FPGA devices with RiscV CPUs and SOC functionality.
Provide frontline support for internal teams using CAD tools and interface with external tool vendors to resolve technical issues.
Develop, test, and automate scripts and tools to aid analog design and participate in tape-out activities and foundry interfacing.
Minimum Requirements
Bachelor's or Master's degree in Electrical Engineering (BSEE/MSEE).
Minimum 12 years of relevant work experience in CAD tool environments, custom design, and process technologies at 12nm or below.
Proficiency in Cadence full-custom design environments (Virtuoso 12, Virtuoso Studio IC 23.1+), scripting languages (SKILL/Perl/Python), and physical verification tools (Mentor Calibre).
Travel flexibility up to 25%.
Ideal Candidate Profile
Experienced with 12nm or lower FinFET process technologies and standard cell library management.
Able to collaborate with cross-functional and cross-geographical teams for tool support and CAD requests.
Skilled in debugging complex CAD, EDA tool issues, and familiar with tape-out workflows in a large semiconductor environment.