Senior Manager, QA Engineering – Hardware & Firmware
Lattice Semiconductor (company site, opens in a new tab)10+ yrsPuneOn-siteDirect career pageEst. 25–40 LPA
Posted on 1 Sept
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Reach people at Lattice Semiconductor
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at Lattice Semiconductor you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Lead end-to-end solution testing for hardware and firmware using real infrastructure, including functional and non-functional scenarios.
- Develop, review, and execute comprehensive QA test plans and automation frameworks while actively coding for complex testing scenarios.
- Manage and mentor a QA team, enforce quality gates, collaborate with engineering teams, and report quality metrics and risks to leadership.
Minimum Requirements
- 10+ years in QA engineering with at least 5 years in hardware or firmware/embedded systems testing and team leadership experience.
- Hands-on experience with firmware and embedded systems testing covering driver, protocol, and system integration levels.
- Proficiency in test automation languages/tools such as Python, C, Tcl, SystemVerilog and experience with test automation frameworks.
- Bachelor's degree in Computer Science, Computer Engineering, Electrical Engineering or equivalent technical experience.
Ideal Candidate Profile
- Experienced leader who balances hands-on technical contributions with team management in hardware/firmware QA.
- Strong domain expertise in embedded systems, hardware debugging, root cause analysis, and automation development.
- Capable of owning QA processes, collaborating cross-functionally with design and engineering, and driving quality gate enforcement.