FPGA Post Silicon Validation Engineer - Security
Altera (company site, opens in a new tab)8+ yrsBengaluruOn-siteDirect career pageEst. 30–50 LPA
Posted on 1 Sept
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Reach people at Altera
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at Altera you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Lead device-level and IP-level validation of FPGA security features including secure boot and root-of-trust to ensure security and system integrity.
- Develop and execute comprehensive validation strategies and test cases for security features, configuration robustness, and fault injection scenarios.
- Collaborate with architecture, design, firmware, and platform teams; perform system bring-up, debugging, and improve validation methodologies and automation.
Minimum Requirements
- Bachelor’s or Master’s degree in Electrical & Electronics Engineering, Computer Engineering or related field.
- 8+ years of hands-on silicon validation experience with a strong focus on FPGA configuration, security, SoC, or embedded processor subsystems.
- Strong knowledge of hardware security concepts such as secure boot, authentication, encryption, and key storage.
- Experience with system-level validation and debug including power-on bring-up, failure analysis, and silicon issue triage.
Ideal Candidate Profile
- Experienced in working with secure FPGA and SoC architectures and system-level validation in silicon environments.
- Skilled in automation and scripting, specifically using Python, and familiarity with Verilog is an advantage.
- Capable of collaborating effectively across hardware, firmware, and design teams to influence secure product development and debug capabilities.