Sr Principal Verification Engineer
Analog Devices, Inc. (company site, opens in a new tab)20+ yrsBengaluruOn-siteDirect career pageEst. 45–85 LPA
Posted on 31 Aug
Your match
Against your primary resume
Log in to see your match score
Create a free account or log in to unlock your CV match score across:
- Role fit
- Experience
- Industry relevance
Reach people at Analog Devices, Inc.
People at this company you can reach
Log in to see who works here
Create a free account or log in to see the people at Analog Devices, Inc. you could write to:
- Recruiters & HR
- People in this function
- Work addresses
Protocol Intelligence
How competitive this role is
Competition
Background fit
Strictness
Log in to see why each signal reads the way it does.
Job description
Structured overview of role & requirements
About This Role
- Lead end-to-end pre-silicon verification for complex digital SoCs and subsystems including AI/ML accelerators and high-speed peripherals.
- Define and execute verification strategies, architecture, methodology, and test plans ensuring coverage closure at block, subsystem, and SoC levels.
- Collaborate cross-functionally with architecture, design, emulation, FPGA, software, and system teams to ensure comprehensive functional validation and pre-silicon readiness.
Minimum Requirements
- 20+ years of experience in digital pre-silicon verification with leadership in IP, subsystem, or SoC-level design verification.
- B.Tech/M.Tech degree required.
- Strong expertise in Verilog/SystemVerilog, UVM methodology, functional and code coverage closure, and experience with interface protocols like I2C, SPI, Ethernet, UART, AXI/AHB.
- Experience with formal verification, power-aware verification (UPF), and processor-based systems like ARM, RISC-V, including scripting skills in Python/TCL/Shell.
Ideal Candidate Profile
- Experienced technical leader capable of driving verification strategy and team execution in highly integrated, complex SoC environments.
- Strong domain knowledge in digital SoC architectures including AI/ML accelerators and network-on-chip (NoC) interconnect verification.
- Proven collaborator with ability to coordinate globally across architecture, design, emulation, and software teams to innovate verification approaches and meet tight schedules.