Back

Protocol Intelligence

Data-driven signals on your job's competitiveness

CV Match Score

Estimated fit based on your resume

Structured overview of role & requirements

14–18 yearsBENGALURUofficeDirect Career PageEst. 40–70 LPA

Data-driven signals on your job's competitiveness

Competition Intensity

(Moderate)

Tier-1 brand and metro location but highly specialized senior role reduces general applicant density.

Background Fit Sensitivity

(High)

Highly specialized semiconductor/SystemC modeling skills limit transferability across industries.

Shortlisting Strictness

(High)

Explicit 14–18 years and mandatory SystemC/TLM/C++ skills enforce strict filtering.

Estimated fit based on your resume

Create a free account or log in to unlock your CV match score across:

Role Fit

Experience

Industry Relevance

get started

Structured overview of role & requirements

Develop and verify C++/SystemC models for complex ASIC IPs, SOCs, and Flash Memories.

Lead and guide a team in project activities ensuring schedule adherence and quality.

Provide timely support to stakeholders for software bring-up.

14 to 18 years of relevant experience in ASIC digital design and modeling.

Proficient in SystemC/TLM, C++, and C programming languages.

Bachelor's or Master's degree in Electronics, Computer Science, or related field.

Hands-on experience in functional/approximately timed model development and embedded system test development.

Strong leadership skills demonstrated by leading and guiding project teams.

Experienced in troubleshooting and analyzing complex digital design problems.

Excellent grasp of digital fundamentals and ability to manage multiple tasks to meet deadlines.