Back
Tier-1 employer and Bangalore metro increase competition, though role's hardware specialization tempers applicant volume.
Highly domain-specific SoC verification skills limit transferability across industries.
Extensive mandatory verification skills, tape-out experience, and specialized EDA tools create strict technical shortlisting.
Login to See Your Match Score
Create a free account or log in to unlock your CV match score across:
Own micro-architecture and full-chip verification of next-generation semiconductor products from specification to tape-out sign-off.
Architect and develop scalable UVM environments and complex verification components including BFMs, monitors, and scoreboards.
Lead debugging of complex simulation failures, oversee advanced verification techniques (Formal Verification, Hardware Emulation, Power-Aware simulations), and mentor engineering teams.
Bachelor's or Master's degree in Electronics & Communication, Electrical Engineering, VLSI Design, or related field.
Proven industry experience in ASIC/SoC design and verification with multiple successful tape-outs.
Expertise in SystemVerilog, Verilog, UVM methodologies, and experience in ASIC/SoC testbench development and verification.
Experience with scripting languages (Perl/Shell) for automation and debugging complex simulation and coverage issues.
Experienced in complex IP/subsystem verification within semiconductor product tape-out cycles.
Strong knowledge of digital logic design, FSMs, clocking, and processor architectures (CPU/GPU, cache coherency, DDR/HBM memory).
Skilled in advanced verification tools and techniques, collaborator interfacing with system architects and cross-functional teams, and technical mentor.