





Niche ASIC verification skills reduce applicants, but metro location and known brand raise competition.
Highly domain-specific ASIC/SoC verification expertise limits transferability across industries.
Explicit 9-13 years plus mandatory UVM/SystemVerilog and SoC verification skills create strict filtering.
Login to See Your Match Score
Create a free account or log in to unlock your CV match score across:
Lead verification strategy and develop test plans and test benches for complex SoC ASICs.
Collaborate with architects, designers, and both pre- and post-silicon verification teams to meet functional coverage goals.
Develop and execute C-based tests and run gate-level simulations, including functional patterns for ATE.
9-13 years of experience in ASIC digital design verification.
Bachelor's or Master's degree in Electrical Engineering or Computer Engineering.
Strong expertise in C, System Verilog UVM, and coverage driven verification methodology.
Experience with test plan creation, test-bench development, and gate-level simulations.
Demonstrated ability to build and improve UVM-based verification methodologies in SoC projects.
Proficient in verifying SoCs with knowledge of bus protocols (APB, AHB, AXI) and interfaces like PCIe, USB, I2C, SPI.
Skilled at collaboration across architecture, design, and verification teams in hardware development environments.