Back
Niche HFT specialization reduces pool, but popular software intern title and metro location increase competition.
Highly specialized low-latency C++, systems and FPGA expertise makes skills less transferable across industries.
Strict academic filters, fixed graduation year and rigorous systems skill requirements enforce high selectivity.
Login to See Your Match Score
Create a free account or log in to unlock your CV match score across:
Contribute to designing, optimizing, and deploying ultra-low latency trading systems using modern C++ and FPGA technologies over an 8-week internship.
Own engineering projects from design through production that improve performance, reliability, and scalability of core trading infrastructure.
Collaborate with researchers and infrastructure engineers to benchmark, profile, and quantify latency improvements at nanosecond precision.
Pursuing a Bachelor's or Integrated Master's degree in Computer Science, Electrical Engineering, or Mathematics, expected graduation 2028.
Strong programming skills in modern C++ with understanding of operating systems, computer architecture, and data structures.
CGPA of 8.5 or above with no active backlogs.
Work Experience Required: Internship or project experience in performance optimization, concurrency, networking, or systems programming (academic or competitive programming counts).
Has a solid foundation in low-latency system design, concurrent programming, and profiling tools development.
Demonstrates ability to understand hardware-software interaction to optimize at CPU architecture and memory hierarchy levels.
Thrives in ownership of complex, measurable performance engineering projects with rigorous benchmarking and production deployment.