Back
Niche senior UVM role reduces applicants, but Tier‑1 brand and Bangalore metro increase competition.
Hardware verification skills (UVM/SystemVerilog) are highly domain-specific to the semiconductor industry.
Mandatory 10+ years plus specific UVM/SystemVerilog/SVA expertise enforces strict technical filters.
Login to See Your Match Score
Create a free account or log in to unlock your CV match score across:
Own the entire digital verification lifecycle from test plan creation to silicon validation support.
Define, develop, and continuously optimize verification methodologies and UVM-based verification frameworks.
Develop and maintain System Verilog code including UVM components, sequences, Register Abstraction Layer, and System Verilog Assertions; analyze regression results and support debugging including post-silicon.
Minimum 10 years of experience in UVM verification.
Expertise in UVM methodology and proficient in System Verilog coding including System Verilog Assertions (SVA).
Bachelor’s degree or higher in Electrical Engineering.
Travel requirement between 0%-25%.
Experienced in architecting and implementing moderately complex UVM verification frameworks.
Skilled in debugging complex verification issues and collaborating effectively with design engineers.
Preferably has domain experience with memory products and mixed signal simulation environments, as well as knowledge of scripting languages like Python, Perl, or Tcl.