Back
Tier-1 employer and metro location increase competition, but niche ASIC verification reduces applicant density.
ASIC verification requires specialized hardware verification skills, making cross-industry transferability low.
Explicit 5+ years plus mandatory SystemVerilog/UVM and verification tooling make filters strict.
Login to See Your Match Score
Create a free account or log in to unlock your CV match score across:
Develop and enhance ASIC verification environments using SystemVerilog and UVM methodology for block-level to full-chip validation.
Define, design, and execute complex verification suites and test cases including code coverage and gate-level simulation to drive tape-out readiness.
Collaborate with logic designers and software teams for design debugging, bring-up, validation, and improve verification infrastructure via scripting automation.
Bachelor's or Master's degree in Electrical Engineering (BSEE/MSEE).
Minimum 5 years of ASIC Verification experience.
Strong expertise in SystemVerilog and constrained-random verification techniques with UVM (or similar) methodology.
Proficiency in Perl, Tcl, Python, or Shell scripting (Perl/Tcl preferred) and experience with front-end simulators like VCS or NC.
Experienced in architecting and executing large-scale ASIC verification environments independently, focused on achieving tape-out readiness.
Skilled in cross-functional collaboration with hardware design and software teams during verification cycles and bring-up phases.
Has domain knowledge or experience verifying networking protocols such as Ethernet is considered a plus.